



# COMMODORE SEMICONDUCTOR GROUP

a division of Commodore Business Machines, Inc.  
950 Rittenhouse Road, Norristown, PA 19403 • 215/666-7950 • TWX 510-660-4168

## HMOS II

6551 ASYNCHRONOUS COMMUNICATION INTERFACE ADAPTER

### 6551 ASYNCHRONOUS COMMUNICATION INTERFACE ADAPTER

#### CONCEPT:


The 6551 is an Asynchronous Communication Adapter (ACIA) intended to provide for interfacing the 6500/6800 microprocessor families to serial communication data sets and modems. A unique feature is the inclusion of an on-chip programmable baud rate generator, with a crystal being the only external component required.

#### FEATURES:

- On-chip baud rate generator: 15 programmable baud rates derived from a standard 1.8432 MHz external crystal (50 to 19,200 baud).
- Programmable interrupt and status register to simplify software design.
- Single +5 volt power supply.
- Serial echo mode.
- False start bit detection.
- 8-bit bi-directional data bus for direct communication with the microprocessor.
- External 16x clock input for non-standard baud rates (up to 125 Kbaud).
- Programmable: word lengths; number of stop bits; and parity bit generation and detection.
- Data set and modem control signals provided.
- Parity: (odd, even, none, mark, space).
- Full-duplex or half-duplex operation.
- 5, 6, 7, 8 and 9 bit transmission.
- 1 MHz and 2 MHz operation  
Note: 3MHz and 4 MHz availability expected in 2nd Quarter 1986.

#### ORDER NUMBER

MXS 6551



#### 6551 PIN CONFIGURATION





Figure 1. Block Diagram



**MAXIMUM RATINGS**

Supply Voltage, V <sub>CC</sub>	-0.3V to +7.0V
Input/Output Voltage, V <sub>IN</sub>	-0.3V to +7.0V
Operating Temperature, T <sub>OP</sub>	0 C to 70 C
Storage Temperature, T <sub>STG</sub>	-55 C to 150 C

All inputs contain protection circuitry to prevent damage due to high static discharges. Care should be exercised to prevent unnecessary application of voltages in excess of the allowable limits.


**COMMENT**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.


**ELECTRICAL CHARACTERISTICS** (V<sub>CC</sub> = 5.0V + 5%, T<sub>A</sub> = 0 to 70 C, unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Input High Voltage	V <sub>IH</sub>	2.0	—	V <sub>CC</sub>	V
Input Low Voltage	V <sub>IL</sub>	-0.3	—	0.8	V
Input Leakage Current: V <sub>IN</sub> =0 to 5V. ( $\phi$ 2, R/W, RES, CS <sub>0</sub> , CS <sub>1</sub> , RS <sub>0</sub> , RS <sub>1</sub> , CTS, RxD, DCD, DSR)	I <sub>IN</sub>	—	±1.0	±2.5	µA
Input Leakage Current for High Impedance State (Three State)	I <sub>TSI</sub>	—	±1.0	±10.0	µA
Output High Voltage: I <sub>LOAD</sub> =-100µA	V <sub>OH</sub>	2.4	—	—	V
Output Low Voltage: I <sub>LOAD</sub> = 1.6mA (DB <sub>0</sub> -DB <sub>7</sub> , TxD, RxC, RTS, DTR, IRQ)	V <sub>OL</sub>	—	—	0.4	V
Output High Current (Sourcing): V <sub>OH</sub> =2.4V	I <sub>OH</sub>	-100	—	—	µA
Output Low Current (Sinking): V <sub>OL</sub> =0.4V	I <sub>OL</sub>	1.6	—	—	mA
Output Leakage Current (off state): V <sub>OUT</sub> =5V (IRQ)	I <sub>OFF</sub>	—	1.0	10.0	µA
Clock Capacitance ( $\phi$ 2)	C <sub>CLK</sub>	—	—	20	pF
Input Capacitance (except XTAL1 and XTAL2)	C <sub>IN</sub>	—	—	10	pF
Output Capacitance	C <sub>OUT</sub>	—	—	10	pF
Power Dissipation	P <sub>D</sub>	—	150	300	mw

**Power Dissipation vs Temperature**



**Figure 2.**  
Write Timing Characteristics




( $V_{CC} = 5.0V \pm 5\%$ ,  $T_A = 0$  to  $70^\circ C$ , unless otherwise noted)


Characteristic	Symbol	6551		6551A		Unit
		Min	Max	Min	Max	
Cycle Time	$t_{CYC}$	1.0	40	0.5	40	$\mu s$
$\phi 2$ Pulse Width	$t_C$	470	—	220	—	ns
Address Set-Up Time	$t_{ACW}$	90	—	70	—	ns
Address Hold Time	$t_{CAH}$	0	—	0	—	ns
$R/\overline{W}$ Set-Up Time	$t_{WCW}$	90	—	70	—	ns
$R/\overline{W}$ Hold Time	$t_{CWH}$	10	—	10	—	ns
Data Bus Set-Up Time	$t_{DCW}$	150	—	60	—	ns
Data Bus Hold Time	$t_{HW}$	20	—	20	—	ns

( $t_r$  and  $t_f = 10$  to  $30$  ns)

**Clock Generation**




**Figure 3.**  
Read Timing Characteristics




( $V_{CC} = 5.0V \pm 5\%$ ,  $T_A = 0$  to  $70^\circ C$ , unless otherwise noted)

Characteristic	Symbol	6551		6551A		Unit
		Min	Max	Min	Max	
Cycle Time	$t_{CYC}$	1.0	40	0.5	40	$\mu s$
Pulse Width $\phi 2$	$t_C$	470	—	220	—	ns
Address Set-Up Time	$t_{ACR}$	90	—	70	—	ns
Address Hold Time	$t_{CAR}$	0	—	0	—	ns
$R/\overline{W}$ Set-Up Time	$t_{WCR}$	90	—	70	—	ns
Read Access Time	$t_{CDR}$	—	200	—	150	ns
Read Hold Time	$t_{HR}$	20	—	20	—	ns

( $t_r$  and  $t_f = 10$  to  $30$  ns)




**Test Load for Data Bus (DB0-DB7)  
Tx D, DTR, RTS Outputs**



NOTE: TxD rate is 1/16 TxC rate.

Figure 4a. Transmit Timing with External Clock



NOTE: RxD rate is 1/16 RxC rate.

Figure 4c. Receive External Clock Timing




Figure 4b. Interrupt and RTS Timing

TRANSMIT/RECEIVE CHARACTERISTICS

Characteristic	Symbol	6551		6551A		Unit
		Min	Max	Min	Max	
Transmit/Receive Clock Rate	t <sub>CCY</sub>	400*	—	400*	—	ns
Transmit/Receive Clock High Time	t <sub>CH</sub>	175	—	175	—	ns
Transmit/Receive Clock Low Time	t <sub>CL</sub>	175	—	175	—	ns
XTAL1 to TxD Propagation Delay	t <sub>DD</sub>	—	450	—	450	ns
RTS Propagation Delay	t <sub>DLY</sub>	—	450	—	450	ns
IRQ Propagation Delay (Clear)	t <sub>IRQ</sub>	—	450	—	450	ns

(t<sub>r</sub>, t<sub>f</sub> = 10 to 30 nsec)

\*The baud rate with external clocking is:  $Baud\ Rate = \frac{1}{16 \times t_{CCY}}$

INTERFACE SIGNAL DESCRIPTION

**RES (Reset)**

During system initialization a low on the RES input will cause internal registers to be cleared.

**phi2 (Input Clock)**

The input clock is the system phi2 clock and is used to trigger all data transfers between the system microprocessor and the 6551.

**R/W (Read/Write)**

The R/W is generated by the microprocessor and is used to control the direction of data transfers. A high on the R/W pin allows the processor to read the data supplied by the 6551. A low on the R/W pin allows a write to the 6551.

**IRQ (Interrupt Request)**

The IRQ pin is an interrupt signal from the interrupt control logic. It is an open drain output, permitting several devices to be connected to the common IRQ microprocessor input. Normally a high level, IRQ goes low when an interrupt occurs.

**DB0 — DB7 (Data Bus)**

The DB0-DB7 pins are the eight data lines used for transfer of data between the processor and the 6551. These lines are bi-directional and are normally high-impedance except during Read cycles when selected.

**CS0, CS1 (Chip Selects)**

The two chip select inputs are normally connected to the processor address lines either directly or through decoders. The 6551 is selected when CS0 is high and CS1 is low.

### RS<sub>0</sub>, RS<sub>1</sub> (Register Selects)

The two register select lines are normally connected to the processor address lines to allow the processor to select the various 6551 internal registers. The following table indicates the internal register select coding:

RS <sub>1</sub>	RS <sub>0</sub>	Write	Read
0	0	Transmit Data Register	Receiver Data Register
0	1	Programmed Reset (Data is "Don't Care")	Status Register
1	0	Command Register	
1	1	Control Register	

The table shows that only the Command and Control registers are read/write. The Programmed Reset operation does not cause any data transfer, but is used to clear the 6551 registers. The Programmed Reset is slightly different from the Hardware Reset ( $\overline{\text{RES}}$ ) and these differences are described in the individual register definitions.

## ACIA/MODEM INTERFACE SIGNAL DESCRIPTION

### XTAL1, XTAL2 (Crystal Pins)

These pins are normally directly connected to the external crystal (1.8432 MHz) used to derive the various baud rates. Alternatively, an externally generated clock may be used to drive the XTAL1 pin, in which case the XTAL2 pin must float. XTAL1 is the input pin for the transmit clock.

### TxD (Transmit Data)

The TxD output line is used to transfer serial NRZ (non-return-to-zero) data to the modem. The LSB (least significant bit) of the Transmit Data Register is the first data bit transmitted and the rate of data transmission is determined by the baud rate selected.

### RxD (Receive Data)

The RxD input line is used to transfer serial NRZ data into the ACIA from the modem, LSB first. The receiver data rate is either the programmed baud rate or the rate of an externally generated receiver clock. This selection is made by programming the Control Register.

### RxC (Receive Clock)

The RxC is a bi-directional pin which serves as either the receiver 16x clock input or the receiver 16x clock output. The latter mode results if the internal baud rate generator is selected for receiver data clocking.

### RTS (Request to Send)

The RTS output pin is used to control the modem from the processor. The state of the RTS pin is determined by the contents of the Command Register.

### $\overline{\text{CTS}}$ (Clear to Send)

The  $\overline{\text{CTS}}$  input pin is used to control the transmitter operation. The enable state is with  $\overline{\text{CTS}}$  low. The transmitter is automatically disabled, if  $\overline{\text{CTS}}$  is high.

### $\overline{\text{DTR}}$ (Data Terminal Ready)

The output pin is used to indicate the status of the 6551 to the modem. A low on  $\overline{\text{DTR}}$  indicates the 6551 is enabled and a high indicates it is disabled. The processor controls this pin via bit 0 of the Command Register.

### $\overline{\text{DSR}}$ (Data Set Ready)

The  $\overline{\text{DSR}}$  input pin is used to indicate to the 6551 the status of the modem. A low indicates the "ready" state and a high, "not-ready."  $\overline{\text{DSR}}$  is a high-impedance input and must not be a no-connect. If unused it should be driven high or low, but not switched.

**Note:** If Command Register Bit 0 = 1 and a change of state on  $\overline{\text{DSR}}$  occurs,  $\overline{\text{IRQ}}$  will be set, and Status Register Bit 6 will reflect the new level. The state of  $\overline{\text{DSR}}$  does not affect either Transmitter or Receiver operation.

### $\overline{\text{DCD}}$ (Data Carrier Detect)

The  $\overline{\text{DCD}}$  input pin is used to indicate to the 6551 the status of the carrier-detect output of the modem. A low indicates that the modem carrier signal is present and a high, that is is not.  $\overline{\text{DCD}}$ , like  $\overline{\text{DSR}}$ , is a high-impedance input and must not be a no-connect.

**Note:** If Command Register Bit 0 = 1 and a change of state on  $\overline{\text{DCD}}$  occurs,  $\overline{\text{IRQ}}$  will be set, and Status Register Bit 5 will reflect the new level. The state of  $\overline{\text{DCD}}$  does not affect Transmitter operation, but must be low for the Receiver to operate.

## INTERNAL ORGANIZATION

The Transmitter/Receiver sections of the 6551 are depicted by the block diagram in Figure 5.




Figure 5. Transmitter/Receiver Clock Circuits

Bits 0-3 of the Control Register select the divisor used to generate the baud rate for the Transmitter. If the Receiver clock is to use the same baud rate as the Transmitter, then RxC becomes an output pin and can be used to slave other circuits to the 6551.

## CONTROL REGISTER

The Control Register is used to select the desired mode for the 6551. The word length, number of stop bits, and clock controls are all determined by the Control Register, which is depicted in Figure 6.




Figure 6. Control Register Format

## COMMAND REGISTER

The Command Register is used to control Specific Transmit/Receive functions and is shown in Figure 7.





Figure 7. Command Register Format

## STATUS REGISTER

The Status Register is used to indicate to the processor the status of various 6551 functions and is outlined in Figure 8.



\*NO INTERRUPT GENERATED FOR THESE CONDITIONS.  
 \*\*CLEARED AUTOMATICALLY AFTER A READ OF RDR AND THE NEXT ERROR FREE RECEIPT OF DATA.  
 \*\*\*READING STATUS REG. WILL CLEAR THE IRO BIT, EXCEPT WHEN TRANSMIT INTR. ENABLED

	7	6	5	4	3	2	1	0
HARDWARE RESET	0	—	—	1	0	0	0	0
PROGRAM RESET	—	—	—	—	—	0	—	—

Figure 8. Status Register Format

## TRANSMIT AND RECEIVE DATA REGISTERS

These registers are used as temporary data storage for the 6551 Transmit and Receive circuits. The Transmit Data Register is characterized as follows:

- Bit 0 is the leading bit to be transmitted.
- Unused data bits are the high-order bits and are -"don't care" for transmission.

The Receive Data Register is characterized in a similar fashion:

- Bit 0 is the leading bit received.
- Unused data bits are the high-order bits and are "0" for the receiver.
- Parity bits are not contained in the Receive Data Register, but are stripped-off after being used for external parity checking. Parity and all unused high-order bits are "0".

Figure 9 illustrates a single transmitted or received data word, for the example of 8 data bits, parity, and 1 stop bit.




Figure 9. Serial Data Stream Example

COMMODORE SEMICONDUCTOR GROUP reserves the right to make changes to any products herein to improve reliability, function or design. COMMODORE SEMICONDUCTOR GROUP does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.